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ISIS (In-situ Storage Imaging Sensor) is a novel CMOS sensor with multiple charge
storage capability developed for the ILC vertex detector by the Linear Collider Flavour
Identification (LCFI) collaboration. This paper reports test results for ISIS2, the second
generation of ISIS sensors implemented in a 0.18 micron CMOS process. The local
charge storage and charge transfer were unambiguously demonstrated.
1 Introduction
In order to achieve the precision targeted at the ILC, the vertex detector must meet chal-
lenging requirements. The resolution of ∼ 3µm is a straightforward one to enable the high
precision studies of processes requiring b-tagging such as the measurement of top quack for-
ward backward assymmetry, Higgs self-coupling etc [1]. In the e+e− machine huge amount
(105 ∼ 106 per collision) of e+e− pairs will be present as background due to beamstrahlung.
Figure 1 shows the ILC beam structure. It is essential for the vertex detector to keep the
occupancy below 1%. Therefore time slicing is necessary. In addition, the material budget
will be 0.1X0% per layer, which largely limits the cooling option to air cooling.
Figure 1: ILC bunch train structure.
Two different approaches exist to tackle
the low occupancy issue. The first is fast-
readout during the collisions, at least 20
frames in ∼ 1ms time. This has been pur-
sued by Column Parallel CCDs [2, 3, 4],
MAPS [5, 6] and DEPFET [7, 8] sensor
types just to name a few. The ISIS sen-
sor pursues another approach, which is to
store the charge at the pixel level during
the bunch train and to read out during the
quiet time. This reduces the required peak
power and avoids power cycling, which is needed for the first approach.
1.1 ISIS principle
The design concept of ISIS sensor can be illustrated in the cross section of a pixel as in
Figure 2. During the collisions the charge generated in the ∼ 20µm epitaxial layer is
collected under the photogate. Then the raw charge is transferred down to the pixel-level
storage cells, equivalent to a short CCD column. The signal charge will be shifted to the
register every 50µs as the time slicing required. The charge-voltage conversion and readout
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of full array will happen in the 200ms quiet time between the bunch trains. The CCD
register is protected from the epitaxial layer by the deep p+ implant.
Figure 2: ISIS design concept.
1.2 History
Fast framing CCD optical cameras based on ISIS principle has been under development since
around ten years ago [9], with the maximum frame rate of ∼ 100Megaframes/s achieved.
The ISIS sensor as a particle detector for ILC vertexing was pioneered by Linear Collider
Flavour Identification (LCFI) collaboration in 2003.
Figure 3: Three pixels on ISIS1
The first generation device ISIS1 was produced to
prove the feasibility of local charge storage on a rel-
atively large CCD pitch. A example of ISIS1 pixels
is shown in Figure 3. The ISIS1 sensors was manu-
factured by e2v technologies [10] with ∼ 2µm CCD
process. There are 5 storage cells for each pixel, each
with area of 160 × 40µm2. They were successfully
tested with X-ray and testbeams [11, 12, 13].
ISIS2, the second generation of ISIS sensor was
designed and manufactured on a smaller pitch and
with more storage cells. The ISIS2 sensors were re-
ceived in 2008 and the main results of their testing
will be summarized in the following sections. Section
2 will explain the design of ISIS2 in detail. Section 3 will report the testing results on test
structure and main arrays.
2 ISIS2 Design
The ISIS2 sensors were manufactured in a ∼ 0.18µm CMOS process by Jazz Semiconduc-
tor [14]. The small feature size of the foundry enables 20 storage registers every pixel, each
with the area of 3× 5µm2 (comparing to the 20× 40µm2 storage cell on ISIS1).
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Figure 4: ISIS2 sensor wired-bonded in a ceramic package(left) and ISIS2 floor plan(right).
Figure 4 shows a photo of a packaged ISIS2 sensor and its floor plan. The total size of
the sensor is 5 × 5mm2. The sensor has 32 columns and 128 rows, divided into the upper
and lower halves, with buried-channel and surface-channel reset transistor respectively. The
columns are equally divided into four sections featured by different deep p+ well variations.
The readout from 8 columns in each sections are multiplexed, and the rows are controlled
by a rolling shutter.
The ISIS2 imaging pixel size is 40 × 20µm2 while the pixel layout size is 80 × 10µm2
as in Figure 5. This miniaturization is a major progress compared to ISIS1 thanks to the
small feature size provided by the foundry. Each pixel of ISIS2 contains a 3-phase CCD
with 20 storage cells, a reset transistor, source follower and a row select transistor. There is
a charge injection input next to the photogate and this controlled charge injection is useful
for testing. All clock and bias signals are shared between all pixels except the Summing
Gate (SG) and Row Select (RSEL) signals, which can be controlled by a separate transfer
gate at row level. A diagram of the pixel structure described here is shown in Figure 6.
Figure 7: ISIS2 pixel cross-section under the photogate.
The separation of the buried
channel and the epitaxial layer
with the deep p+ implant is an-
other improvement after ISIS1
only possible in a modern CMOS
process. Figure 7 shows the part of
the cross-section of an ISIS2 pixel
under the photogate. The opening
of the deep p+ implant is shown
(not to scale) through which the
deposited charge is collected. In
order to investigate the deep p+
implant, four sections of the ISIS2
chip include following variations:
(1)without deep p+; (2)with deep
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Figure 5: ISIS2 pixel layout. An 80×10µm2 pixel and an imaging pixel of the size 40×20µm2
are in shadow.
Figure 6: Diagram of an ISIS2 pixel.
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p+ but without the opening under the photogate; (3) with deep p+ and the opening; (4)
with deep p+ and a larger opening compared to (3).
The fabrication process enables a range of additional ISIS2 variations which can be
helpful in studying the performance optimization. These variations are listed below:
• Deep p+ well (as mentioned above);
• Reset transistors implemented in surface channel and buried channel;
• Different CCD gate and gap width;
• Change in dopant concentration up to 20%
3 ISIS2 Test Results
3.1 Test Structure
A simple test structure (as shown in Figure 8) was included on the same ISIS wafer. It is
similar to a pixel in the main array except for the absence of the storage CCD cells. This
structure allows us to establish the optimum operation point before studying the full array.
Over half of the test structure area is taken by the 4×5µm2 photogate. The small size of the
output node will result in its small capacitance, hence a large charge to voltage conversion
factor and very low noise. On the other hand the small size together with the tapered shape
from the output gate to the output node could complicate charge transfer between the two
and also means that the edge effects and 3D fringing fields can become important.
Figure 8: ISIS2 test structure.
It turned out that the fringing effect is important because the voltage on the output
gate (OG) is pulled up by the constant 5 V voltage on the neighbouring output gate. It
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was found that the OG bias should set to below 0 V otherwise the charge will leak from
the summing gate directly into the output node. The OG bias value for a typical CCD
could be above 1 V. Figure 9 shows an example of such behaviour [15]. The sensor was
illuminated with LED light and then the photogate was lowered while the summing gate
was kept high. The charge collected should be temporarily held within summing gate if the
OG functions properly. The line labeled ”SG” shows the charge kept under summing gate
and ”PG” shows the charge that leaked through OG to the output node. It is clear that for
a low OG voltage the charge can be transferred as expected while at high OG the transfer
is severely hampered by fringe field and happens prematurely.
Figure 9: Charge that can be held under summing gate(SG) and that leaks to output
node(PG) at different OG voltage. [15]
Figure 10: Signal output at −18◦C and 27◦C.
Another unexpected feature discovered
in ISIS2 is the highly resistive polysilicon
gate. The gates were left unintentionally
undoped which caused the high resistivity.
The immediate result is that the time con-
stant to charge up the gate to a certain volt-
age is substantially longer than expected,
and a charge transfer between two neigh-
bouring gates typically takes ∼ ms. The
time constant also varies with the tempera-
ture. From Figure 10 which shows the volt-
age output it is clear that the response at
lower temperature is much slower. Though
the time of operation was largely limited by
the charge transfer speed, it was also found
that the charge survives up to a few seconds in the sensor which enables us to investigate
charge transfers in the CCD structure and study the transfer efficiency.
The absolute calibration of the test structure is done using a standard 55Fe radiative
source. A minimum noise of 6e− allows the Kα and Kβ peaks to be resolved, which corre-
spond to 1620e− and 1780e− generated in the epitaxial layer, as shown in Figure 11. It can
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Temperature −10◦C 31◦C
CTE 94.2% 94.5%
Table 1: CTE on test-structure.
be derived that the response of the output node is 24µV/e− as designed.
Figure 11: Amplitude spectrum of 55Fe source. The left peak is the pedestal and the two
labelled signal peaks on the right are caused by the 55Fe X-rays. These are the direct hits
on output node at 31◦C.
With the X-ray source it is possible to estimate the charge transfer efficiency (CTE)
on the test-structure. The output from two cases are compared: (1) direct X-ray hits on
the output node and (2) hits collected on the photogate and transferred through summing
gate to the output node. Separation of the Kα peak and pedestal peak in both cases give
the charge on the output node. The ratio of the charge in case (2) over case (1) is the
CTE estimated as in Table 1. This measurement was repeated at room temperature and
low temperature, and the CTE estimation agrees well. This relatively low CTE is probably
caused by the tapered shape of transition from the summing gate to the output node.
In addition to the X-ray source, the charge transfer was also studied with charge injection,
dark current integration and LED pulses. One example using dark current is given in Figure
12 which shows the dependence of the output voltage on the photogate integration time.
From this measurement the summing gate capacity can be estimated to 5000 ∼ 10000e−,
depending on the summing gate bias.
3.2 Main Array
An example of successful charge transfer in the ISIS2 main array is shown in Figure 13.
The oscilloscope traces both with and without charge injection are shown. The difference
emphasized with the circle is due to the output of the injected charge after being transferred
down the 20 storage cells. The linear accumulation of leakage current on the twenty CCD
registers is also clearly visible.
The slow readout speed mentioned earlier means that it takes a long time (up to seconds)
to read a full pixel, during which time the dark current will cause a considerable shot noise
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Figure 12: Dependence of the output voltage on the photogate integration time.
Figure 13: The oscilloscope trace of a successful charge transfer in the ISIS2 main array.
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and more worryingly, could saturate the well capacity. A lot of efforts therefore have been
directed to minimize the readout time. The most straightforward way of reducing the dark
current will be to reduce temperature, but this will lead to higher resistivity of the polysilicon
gate, hence even longer readout time. The operation temperature between −5◦C and room
temperature was found to be optimal. After optimization the transfer time for the CCD
gates was set to 85% of the summing gate time. At room temperature a readout rate of
about 10 Hz was achieved.
In order to measure the CTE for the 20 storage cells with 55Fe X-ray source, a challenge
is to disentangle the hits on the photogate and those on the storage cells. There are two
different approaches on this issue. Since three-phase CCD registers are used, the charge
can be transferred in both directions. The first approach uses charge manipulation and
compares the two cases as illustrated in Figure 14. In case (2) the charge from photogate is
first moved forward, then backward for n cells, then forward again. In case (1) charge always
moves forward, but will be paused in the middle simply to keep both sequences at the same
length. Therefore there will be 2nmore transfers in case (2) than in (1). Assume the outputs
measured are S1 and S2, then S2/S1 = CTE
2n
≃ 1 − 2n × CTI, where CTI = 1 − CTE
is Charge Transfer Inefficiency. This measurement gives CTE & 99%. The uncertainty
of this measurement is quite large, mainly due to the temperature fluctuation during the
measurements.
Figure 14: CTE measurement method using reversing of charge in the CCD register.
Another independent approach to measure the CTE is to define the time window for X-
ray illumination. Two measurements based on this idea were made at different setups. One
of them uses a moving X-ray source and the other use a fast mechanical shutter between
the source and the sensor to control the timing of the X-ray illumination. If the initial
charge package is S0, after N transfers the charge left will be SN = S0 × (1 − CTI)
N
∼
S0(1 − N × CTI). So the CTE is calculated from the measured output signal dependence
on the number of transfers as in Figure 15. The measurement with a moving source gives a
CTE of 99.3% [15] and that with a shutter measures 98.4%. It should be noted that these
are measured under different conditions (temperature, frequency) and using different ISIS2
variations, so they are not directly comparable. Still these numbers are consistent within
uncertainties and show a reasonably high transfer efficiency.
As mentioned in Section 2, all rows are read out by a rolling shutter and each eight
columns are multiplexed. Figure 16 shows an example of the multiplexed voltage output.
4 Conclusion
The tests of ISIS2 sensors showed successful charge storage and transfer abilities for a short
CCD register implemented in a CMOS process. A few unexpected features such as the
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Figure 15: Position of 55Fe signal peak versus number of transfers. The left plot was
obtained with a moving 55Fe source [15] and the right with a mechanical shutter between
the source and the sensor.
Figure 16: The voltage output of 8 columns multiplexed.
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slow charge transfer caused by the resistive polysilicon gates were well understood and
should be easy to correct in future iterations. A large area ISIS sensor with more compact
and optimized pixel geometry, and readout architecture with data serialization is a viable
technology for the ILC vertexing.
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